Logo des Repositoriums
 
Textdokument

Hardware Accelerator Framework Approach for Dynamic Partial Reconfigurable Overlays on Xilinx PYNQ

Lade...
Vorschaubild

Volltext URI

Dokumententyp

Zusatzinformation

Datum

2017

Zeitschriftentitel

ISSN der Zeitschrift

Bandtitel

Verlag

Gesellschaft für Informatik, Bonn

Zusammenfassung

Reconfigurable System-on-Chips (SoC) combine processor cores with Field-Programmable Gate Array (FPGA) fabric. Thereby, these systems enable to optimize the execution of application to some extend by hardware accelerators in the FPGA fabric. However, hardware accelerator development requires special skills from the developer since hardware development differs substantial from software development. Overlays offer a way to abstract the complexity of FPGA usage by predefined programmable hardware architectures. With Dynamic Partial reconfiguration (DPR) it becomes possible to exchange parts of an overlay’s architecture without affecting the operation of the remaining parts. In this article, we present a first version of our framework to ease the integration of hardware accelerators in Python via DPR overlays. The integration into Python is based on Xilinx PYNQ. The framework approach is based on our Python package ‘pynqpartial’.

Beschreibung

Janßen, Benedikt; Wingender, Tim; Hübner, Michael (2017): Hardware Accelerator Framework Approach for Dynamic Partial Reconfigurable Overlays on Xilinx PYNQ. INFORMATIK 2017. DOI: 10.18420/in2017_44. Gesellschaft für Informatik, Bonn. PISSN: 1617-5468. ISBN: 978-3-88579-669-5. pp. 481-492. Hardware Defined Programming. Chemnitz. 25.-29. September 2017

Zitierform

Tags