Logo des Repositoriums
 

Concurrent phase classification for accelerating MPSoC simulation

dc.contributor.authorTawk, Melhem
dc.contributor.authorIbrahim, Khaled Z.
dc.contributor.authorNiar, Smail
dc.contributor.editorMühl, Gero
dc.contributor.editorRichling, Jan
dc.contributor.editorHerkersdorf, Andreas
dc.date.accessioned2019-10-30T12:50:19Z
dc.date.available2019-10-30T12:50:19Z
dc.date.issued2012
dc.description.abstractTo rapidly evaluate performances and power consumption in design space exploration of modern highly complex embedded systems, new simulation tools are needed. The checkpointing technique, which consists in saving system states in order to simulate in detail only a small part of the application, is among the most viable simulation approaches. In this paper, a new method for generating and storing checkpoints for accelerating MPSoC simulation is presented. Experimental results demonstrate that our technic can reduce simulation time and the memory size required to store these checkpoints on a secondary memory. In addition, the necessary time to load checkpoints on the host processor at runtime is optimized. These advantages speedup simulations and allow exploration of a large space of alternative designs in the DSE.en
dc.identifier.isbn978-3-88579-294-9
dc.identifier.pissn1617-5468
dc.identifier.urihttps://dl.gi.de/handle/20.500.12116/29512
dc.language.isoen
dc.publisherGesellschaft für Informatik e.V.
dc.relation.ispartofARCS 2012 Workshops
dc.relation.ispartofseriesLecture Notes in Informatics (LNI) - Proceedings, Volume P-200
dc.titleConcurrent phase classification for accelerating MPSoC simulationen
dc.typeText/Conference Paper
gi.citation.endPage432
gi.citation.publisherPlaceBonn
gi.citation.startPage421
gi.conference.date28. Februar-2. März 2012
gi.conference.locationMünchen
gi.conference.sessiontitleRegular Research Papers

Dateien

Originalbündel
1 - 1 von 1
Lade...
Vorschaubild
Name:
421.pdf
Größe:
1008.31 KB
Format:
Adobe Portable Document Format