Architektur moderner RISC-Mikroprozessoren

dc.contributor.author	Eberle, Hans
dc.date.accessioned	2018-01-05T20:08:05Z
dc.date.available	2018-01-05T20:08:05Z
dc.date.issued	1997
dc.identifier.pissn	1432-122X
dc.identifier.uri	https://dl.gi.de/handle/20.500.12116/10499
dc.publisher	Springer-Verlag
dc.relation.ispartof	Informatik-Spektrum: Vol. 20, No. 5
dc.relation.ispartofseries	Informatik-Spektrum
dc.subject	Cache Memories
dc.subject	Cachespeicher
dc.subject	RISC
dc.subject	Microprocessors
dc.subject	Mikroprozessoren
dc.subject	Pipelineverarbeitung
dc.subject	Pipelining
dc.subject	RISC
dc.title	Architektur moderner RISC-Mikroprozessoren
dc.type	Text/Journal Article
gi.citation.endPage	267
gi.citation.publisherPlace	Berlin Heidelberg
gi.citation.startPage	259

Sammlungen