Keszocze, Oliver2022-11-222022-11-222022https://dl.gi.de/handle/20.500.12116/39756enApproximate ComputingCircuit DesignLogic SynthesisError AnalysisApproximate ComputingText/Journal Article10.1515/itit-2022-00272196-7032