Exploiting bit-level parallelism in GPGPUs: a case study on KeeLoq exhaustive key search attack
| dc.contributor.author | Agosta, Giovanni | |
| dc.contributor.author | Barenghi, Alessandro | |
| dc.contributor.author | Pelosi, Gerardo | |
| dc.contributor.editor | Mühl, Gero | |
| dc.contributor.editor | Richling, Jan | |
| dc.contributor.editor | Herkersdorf, Andreas | |
| dc.date.accessioned | 2019-10-30T12:50:18Z | |
| dc.date.available | 2019-10-30T12:50:18Z | |
| dc.date.issued | 2012 | |
| dc.description.abstract | Graphic Processing Units (GPU) are increasingly popular in the field of high-performance computing for their ability to provide computational power for massively parallel problems at a reduced cost. However, the programming model exposed by the GPGPU software development tools is often insufficient to achieve full performance, and a major rethinking of algorithmic choices is needed. In this paper, we showcase such an effect on a case study drawn from the cryptography application domain. The pervasive use of cryptographic primitives in modern embedded systems is a growing trend. Small, efficient cryptosystems have been effectively employed to design and implement keyless password-based access control systems in various wireless authentication applications. The security margin provided by these lightweight ciphers should be accurately examined in light of the speed and area constraints imposed by the target environment. We present a re-design of the ASIC-oriented KEELOQ implementation to perform efficient exhaustive key search attacks while fitting tightly the parallel programming model exposed by modern GPUs. Indeed, the bitslicing technique allows the intrinsic parallelism offered by word-oriented SIMD computations to be effectively exploited. Through proper adaptation of the algorithm implementation to a platform radically different from the one it was designed for, we achieved a × 40 speedup in the computation time with respect to a single-core CPU bruteforce attack, employing only consumer grade hardware. The outstanding speedup obtainable points to a significant weakening of the cipher security margin, since it proves that anyone with off-the-shelf hardware is able to circumvent the security measures in place. | en |
| dc.identifier.isbn | 978-3-88579-294-9 | |
| dc.identifier.pissn | 1617-5468 | |
| dc.identifier.uri | https://dl.gi.de/handle/20.500.12116/29509 | |
| dc.language.iso | en | |
| dc.publisher | Gesellschaft für Informatik e.V. | |
| dc.relation.ispartof | ARCS 2012 Workshops | |
| dc.relation.ispartofseries | Lecture Notes in Informatics (LNI) - Proceedings, Volume P-200 | |
| dc.title | Exploiting bit-level parallelism in GPGPUs: a case study on KeeLoq exhaustive key search attack | en |
| dc.type | Text/Conference Paper | |
| gi.citation.endPage | 396 | |
| gi.citation.publisherPlace | Bonn | |
| gi.citation.startPage | 385 | |
| gi.conference.date | 28. Februar-2. März 2012 | |
| gi.conference.location | München | |
| gi.conference.sessiontitle | Regular Research Papers |
Dateien
Originalbündel
1 - 1 von 1