Logo des Repositoriums
 

Design of MPI Passive Target Synchronization for a Non-Cache-Coherent Many-Core Processor

dc.contributor.authorChristgau, Steffen
dc.contributor.authorSchnor, Bettina
dc.date.accessioned2020-03-11T00:06:22Z
dc.date.available2020-03-11T00:06:22Z
dc.date.issued2017
dc.description.abstractDistributed hash tables are a common approach for fast data access. For this kind of application, a synchronization scheme with Readers and Writers semantic is well suited. This paper presents the design of an implementation of MPI passive target synchronization with Readers and Writers semantic. The implementation is discussed for the Single-Chip Cloud Computer, a non-cachecoherent many-core CPU with shared memory.en
dc.identifier.pissn0177-0454
dc.identifier.urihttps://dl.gi.de/handle/20.500.12116/31941
dc.language.isoen
dc.publisherGesellschaft für Informatik e.V., Fachgruppe PARS
dc.relation.ispartofPARS-Mitteilungen: Vol. 34, Nr. 1
dc.titleDesign of MPI Passive Target Synchronization for a Non-Cache-Coherent Many-Core Processoren
dc.typeText/Journal Article
gi.citation.endPage53
gi.citation.publisherPlaceBerlin
gi.citation.startPage43

Dateien

Originalbündel
1 - 1 von 1
Vorschaubild nicht verfügbar
Name:
PARS-2017_paper_4.pdf
Größe:
183.35 KB
Format:
Adobe Portable Document Format