A Delay Estimation of Rescheduling Schemes for Static Scheduled Processor Architectures
dc.contributor.author | Schölzel, M. | |
dc.date.accessioned | 2017-12-06T08:58:48Z | |
dc.date.available | 2017-12-06T08:58:48Z | |
dc.date.issued | 2010 | |
dc.description.abstract | M. Schölzel, Brandenburg University of Technology, Computer Engineering Group, Cottbus, Germany, E-Mail: mas@informatik.tu-cottbus.de | en |
dc.identifier.doi | 10.1007/BF03345445 | |
dc.identifier.pissn | 0724-5319 | |
dc.identifier.uri | https://dl.gi.de/handle/20.500.12116/8522 | |
dc.language.iso | en | |
dc.publisher | Gesellschaft für Informatik e.V. | |
dc.relation.ispartof | FERS-Mitteilungen: Vol. 28, No. 1 | |
dc.relation.ispartofseries | FERS-Mitteilungen | |
dc.subject | Discrete Cosine Transformation | |
dc.subject | Clock Cycle | |
dc.subject | Data Path | |
dc.subject | Design Space Exploration | |
dc.subject | Permanent Fault | |
dc.title | A Delay Estimation of Rescheduling Schemes for Static Scheduled Processor Architectures | en |
dc.type | Text/Journal Article | |
gi.citation.endPage | 60 | |
gi.citation.startPage | 53 |
Dateien
Originalbündel
1 - 1 von 1
Lade...
- Name:
- 40787_2014_Article_BF03345445.pdf
- Größe:
- 186.14 KB
- Format:
- Adobe Portable Document Format